Philippe Luc, director of verification at Codasip, talked to students of the UK Electronics Skills Foundation (UKESF) about what it is like to be a verification engineer. On one hand the UKESF ...
Today, teams often rely on disconnected logs, postmortems, and ad-hoc debug when failures emerge in the field. Lifecycle ...
Evolving Verification Environments It was standard practice in the early days of hardware design to design a chip and then verify it. However this methodology started to break down in the 1980s when ...
Tell us a little about your professional and/or educational background. I did my bachelors’ degree in electrical and electronics in India. After graduating, I worked at Intel for a year as a design ...
Groundbreaking benefits of using artificial intelligence in design verification. How SHAPley values can help engineers optimize debugging in design verification. Achieving low-latency SoC ...
India Today on MSN
Careers in 5G and satellite technology: What engineering students need
The rise of 5G and satellite connectivity is creating new roles in the semiconductor industry. Engineering students with an ...
It’s time to put to rest 11 of the most common myths about verification intellectual property (VIP). SmartDV’s Bipul Talukdar, Director of Applications Engineering, explains why it’s used in a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback