All
Search
Images
Videos
Shorts
Maps
News
More
Shopping
Flights
Notebook
Report an inappropriate content
Please select one of the options below.
Not Relevant
Offensive
Adult
Child Sexual Abuse
4 1 Mux
Verilog Code
Verilog Code
Basics
Structural Verilog
Concept
Verilog
Alu
Verilog
Basics
Shift Register
Verilog Code
T Flip Flop
Verilog Code
Half Adder
Verilog Code
Verilog
Tutorial
Verilog
Coding
Verilog Code
for Full Adder
VHDL Register
Verilog Code
for Alu
8-Bit LFSR
Verilog
Verilog
Lectures
Jk Flip Flop
Verilog Code
Mux
Verilog Code
Generate in
Verilog
Verilog
HDL
Building a Chip From
Verilog Code
8 Point FFT
Verilog Code
Verilog
Module Code
Verilog Structural Code
of Full Adder
Verilog Code
for D Latch
AES
Verilog Code
Using Verilog
Parameters
D Flip Flop
Verilog Code
Multiplexer
Verilog Code
How Write
Code Verilog
N-Bit Comparator
Verilog Code
Length
All
Short (less than 5 minutes)
Medium (5-20 minutes)
Long (more than 20 minutes)
Date
All
Past 24 hours
Past week
Past month
Past year
Resolution
All
Lower than 360p
360p or higher
480p or higher
720p or higher
1080p or higher
Source
All
Dailymotion
Vimeo
Metacafe
Hulu
VEVO
Myspace
MTV
CBS
Fox
CNN
MSN
Price
All
Free
Paid
Clear filters
SafeSearch:
Moderate
Strict
Moderate (default)
Off
Filter
4 1 Mux
Verilog Code
Verilog Code
Basics
Structural Verilog
Concept
Verilog
Alu
Verilog
Basics
Shift Register
Verilog Code
T Flip Flop
Verilog Code
Half Adder
Verilog Code
Verilog
Tutorial
Verilog
Coding
Verilog Code
for Full Adder
VHDL Register
Verilog Code
for Alu
8-Bit LFSR
Verilog
Verilog
Lectures
Jk Flip Flop
Verilog Code
Mux
Verilog Code
Generate in
Verilog
Verilog
HDL
Building a Chip From
Verilog Code
8 Point FFT
Verilog Code
Verilog
Module Code
Verilog Structural Code
of Full Adder
Verilog Code
for D Latch
AES
Verilog Code
Using Verilog
Parameters
D Flip Flop
Verilog Code
Multiplexer
Verilog Code
How Write
Code Verilog
N-Bit Comparator
Verilog Code
Structural
Modelling in Verilog
Verilog
Test Bench
Sr Flip Flop
Verilog
Verilog
Examples
Verilog Code
for Floating Point Alu
Siso Register
Structures in SystemVerilog
Decoder in
Verilog
Kogge Stone Adder
Verilog Code
Verilog Code
Using Parameter
Linting Verilog
vs Code
1:13
Resistor Modeling in Verilog-A #verilog #vlsi
650 views
1 month ago
YouTube
Cadence Design Systems
0:22
Master the 2:1 Multiplexer! 🔀⚡ | Verilog Code + Testbench + Waveform (Vivado FPGA Tutorial) Review
185 views
3 weeks ago
YouTube
Sly Fox electronics
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL) [short]
84 views
2 months ago
YouTube
Sly Fox electronics
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
635 views
6 months ago
YouTube
Sly Fox electronics
2:52
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
695 views
4 months ago
YouTube
Chip Logic Studio
1:03
Trigger Events on Time with @timer operator #eda #cadence #chipdesign
276 views
1 month ago
YouTube
Cadence Design Systems
1:03
Synthesizable vs Non Synthesizable Verilog #cadence #chipdesign
1.9K views
3 months ago
YouTube
Cadence Design Systems
2:57
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
1.5K views
4 months ago
YouTube
Chip Logic Studio
2:55
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
116 views
4 months ago
YouTube
Chip Logic Studio
2:51
Verilog Timing Control | Delay Control and Event Synchronization
227 views
6 months ago
YouTube
Chip Logic Studio
1:07
Digital Versus Analog: Inverter Modeling, Unpacked #vlsi #coding #asicdesign
640 views
2 months ago
YouTube
Cadence Design Systems
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1.1K views
3 months ago
YouTube
Cadence Design Systems
6:39
Học Ngành Vi Mạch Bán Dẫn: Cơ Hội và Thách Thức
106.9K views
11 months ago
TikTok
thayquyethuongnghiep
0:54
LÀM CHIP KHÓ LẮM SAO? LỘ TRÌNH 6 BƯỚC ĐỂ TRỞ THÀNH KỸ SƯ THIẾT KẾ IC! ⸻ 1. Thiết kế IC là gì? \t•\tThiết kế IC (Integrated Circuit) là quá trình biến ý tưởng thành vi mạch điện tử. \t•\tGồm 2 mảng chính: \t•\tFront-end: Thiết kế logic – viết code mô tả phần cứng (Verilog/VHDL). \t•\tBack-end: Triển khai layout – thiết kế hình dạng vật lý con chip. ⸻ 2. Lộ trình học chi tiết – Từng bước thực tế: Bước 1: Nắm chắc kiến thức điện tử cơ bản \t•\tMạch điện – điện tử: Op-amp, logic gates, CMOS, MOSFET.
65.2K views
Apr 25, 2025
TikTok
ongbobitcoin
0:10
Engineer's Guide to Coding and Electronics for Women in STEM
61.9K views
Sep 14, 2023
TikTok
aiszzyelectronics
0:15
FPGA para aplicaciones espaciales
18.2K views
Jun 29, 2025
TikTok
capsula.electronica
0:49
You NEED a complete and up to date LinkedIn profile in 2026. LinkedIn is essentially a search engine for recruiters—if your profile doesn’t have the right keywords, you won’t be found or considered for interviews. To fix this, you need to: 🔑 Target Keywords: Add technical skills like (ex. Python, Verilog, or UVM) to your headline, about section, and experience. 🖼️ Build a Portfolio: Don’t just list skills—post photos of your hardware builds or screen recordings of your code. 📄 Pin Your Resume
4K views
7 months ago
TikTok
engcalebj28
0:12
FPGA Project: 7 Segment LED Display with Verilog
5.5K views
11 months ago
TikTok
furt_tech
0:10
Stratosky FPGA - Rumbo a México
3.3K views
6 months ago
TikTok
capsula.electronica
0:35
FPGAs Peruanas: Prototipo Oficial y Entrenamiento
10.7K views
Nov 12, 2024
TikTok
capsula.electronica
See more
More like this
Feedback
